Adlink LPCIe-3488A Instrukcja Użytkownika Pobierz pdf (Strona 36)

26 Operations

3.2 Block Diagrams

ADLINK GPIB Interface Cards

The ADLINK LPCIe-3488A FPGA includes a 2kB FIFO to maxi-

mize data transfer rate, coordinating data flow between the PCIe

bus, FIFO and GPIB bus.

Figure 3-2: LPCIe-3488A Block Diagram

ADLINK’s LPCI-3488A GPIB interface card includes a 2 kB FIFO

inside the FPGA IP to maximize data transfer rates. Its

state-of-the-art state machine in the CPLD coordinates the data

flow between the PCI controller, FIFO and GPIB bus.

Figure 3-3: LPCI-3488A Block Diagram

Bus

Transceiver/

Receiver

GPIB IP

FPGA

PCIe IP2K FIFO

PCIe x1

Interface

1 2 ... 31 32 33 34 35 36 37 38 39 40 41 42

Brak uwag

Adlink LPCIe-3488A Instrukcja Użytkownika Strona 36